

CPE 628

Chapter 4 – Test Generation

Dr. Rhonda Kay Gaede

UAH


UAH

Chapter 4

CPE 628


4.1 Introduction – Conceptual View

Generate an input vector that can _____ the
_____ - _____ circuit from the _____ one



4.1 Introduction – Simple Illustration

- Consider the fault $d/1$ in the defective circuit
- To detect
 - _____ Fault, set $d = _$, means that $_ = _ = 0$
 - _____ Fault Effect, set $c = _$
- Vector: $abc = _$ (output = $_ / _$)



4.1 Introduction – Typical ATPG System

- Given a circuit and a _____
- Repeat
 - Generate a _____ for each _____ fault
 - _____ all other faults detected by the test using a _____
- Until _____ have been considered
- Note 1: a fault may be _____, so no test can be generated
- Note 2: an ATPG may abort on a fault if the _____ needed exceed a preset limit

4.2 Random Test Generation –

- _____ form of test generation
 - N tests are randomly generated
- Level of confidence on random test set T
 - The probability that T can detect ____ stuck-at faults in the given circuit
 - _____ of a random test set highly depends on the underlying circuit
 - Some circuits have many _____ - _____ faults

4.2 Random Test Generation – Adding Weights


- _____ input probabilities to _____ random resistant faults
- Consider an 8-input AND gate
 - Without biasing input probabilities, the probability of generating a logic 1 at the gate output = $(0.5)^8 = 0.004$
 - If we bias the inputs to 0.75, then the probability of generating a logic 1 at the gate output = $(0.75)^8 = 0.100$
- Obtaining an _____ set of input probabilities a difficult task
- Goal: increase the signal probabilities of _____ - _____ regions

4.2 Random Test Generation – Probability of Fault Detection

- Given a circuit with n inputs
- Let T_f be the _____ that can detect fault f
- Then $d_f = \frac{|T_f|}{2^n}$ is the probability that f can be _____ by a _____ vector
- Let $e_f = 1 - d_f$ be the probability that a random vector _____ detect f
- Then, $e_f^N = (1 - d_f)^N$ is the probability that _____ random vectors do _____ detect f
- Thus, the probability that _____ one out of N random vectors can detect f is $1 - (1 - d_f)^N$

4.2 Random Test Generation – Minimum Detection Probability

- The _____ detection probability of any detectable fault actually does **not** depend on n , the num of _____s
- Instead, it depends on its largest _____ - _____
- Any detectable fault must be _____ and _____ to a primary output



4.2 Random Test Generation – Exhaustive Test Generation


□ Exhaustive Testing

- Apply ___ patterns to an ___-input combinational *circuit under test* (CUT)
- _____ all detectable faults in the combinational circuits are detected
- Test time maybe be _____ if the number of inputs is _____
- Feasible only for _____ circuits

□ Pseudo-exhaustive Testing

- _____ circuit into respective cones
- Apply _____ testing only to each cone

4.3 Theoretical Background: Boolean Difference – Definition



□ For a function $f(x_1, x_2, \dots, x_n)$, the Boolean Difference is defined as

$$\frac{df}{dx_i} = f(x_1, x_2, \dots, x_i, \dots, x_n) \oplus f(x_1, x_2, \dots, \bar{x}_i, \dots, x_n)$$


□ The Boolean Difference defines how a fault effect on x_i can be propagated to an observable output

4.3 Theoretical Background: Boolean Difference – Test Generation

□ To detect x_i s-a-0, $x_i \cdot \frac{df}{dx_i} = 1$


□ To detect x_i s-a-1, $\overline{x_i} \cdot \frac{df}{dx_i} = 1$

□ Consider y s-a-0




4.3 Theoretical Background: Boolean Difference – Test Generation (Another Fault)

□ Consider w s-a-0



4.3 Theoretical Background: Boolean Difference – Untestable Faults

- Consider z s-a-0



4.4 Designing a Stuck-at ATPG for Combinational Circuits

- In general, we don't need an _____ of vectors that can detect the target fault
- Instead, we just want to compute ___ vector quickly
- Rather than using Boolean Difference that can obtain all vectors
 - Simply use a _____-and-_____ search to find one vector quickly
- Deterministic ATPG has two main goals
 - _____ the target fault
 - _____ the corresponding fault effect to an output

4.4 Designing a Stuck-at ATPG for Combinational Circuits – D-algebra

- For ATPG, we want to express _____ and _____ - _____ behavior at the same time, use a _____
- 5-Value Algebra: 0(____), 1(____), X(____), D(____), D'(____).


AND	0	1	D	\bar{D}	X
0	0	0	0	0	0
1	0	1	D	\bar{D}	X
D	0	D	D	0	X
\bar{D}	0	\bar{D}	0	\bar{D}	X
X	0	X	X	X	X

OR	0	1	D	\bar{D}	X
0	0	1	D	\bar{D}	X
1	1	1	1	1	1
D	D	1	D	1	X
\bar{D}	\bar{D}	1	1	\bar{D}	X
X	X	1	X	X	X

NOT	
0	1
1	0
D	\bar{D}
\bar{D}	D
X	X


4.4 Designing a Stuck-at ATPG for Combinational Circuits – Decision Tree

The ATPG systematically and implicitly searches the entire search space



4.4 Designing a Stuck-at ATPG for Combinational Circuits – Backtracking

Whenever a _____ is found, we must go back to the _____ made and make a different one, this process is called _____.



4.4 Designing a Stuck-at ATPG for Combinational Circuits- Algorithm

Algorithm 2 Basic Fanout Free ATPG ($C, g/v$)


- 1: initialize circuit by setting all values to X;
- 2: JustifyFanoutFree(C, g, \bar{v}); /* excite the fault by justifying line g to \bar{v} */
- 3: PropagateFanoutFree(C, g); /* propagate fault-effect from g to a PO */

4.4 Designing a Stuck-at ATPG for Combinational Circuits- Justify

Algorithm 3 JustifyFanoutFree(C, g, v)

<pre> 1: g = v; 2: if gate type of g == primary input then 3: return; 4: else if gate type of g == AND gate then 5: if v == 1 then 6: for all inputs h of g do 7: JustifyFanoutFree(C, h, 1); 8: end for 9: else {v == 0} 10: h = pick one input of g whose value == X; 11: JustifyFanoutFree(C, h, 0); 12: end if 13: else if gate type of g == OR gate then 14: ... 15: end if </pre>	<p>Justify works from a _____ towards the primary inputs.</p> <p>_____ might be used in step 10</p>
--	---

4.4 Designing a Stuck-at ATPG for Combinational Circuits- Justify Example



Consider g/0

Justify called 4 times


- JustifyFanoutFree(C, __, __)
- JustifyFanoutFree(C, __, __)
- JustifyFanoutFree(C, __, __)
- JustifyFanoutFree(C, __, __)

Consider z/1

- JFF(C, __, __)
- JFF(C, __, __)
- JFF(C, __, __)

4.4 Designing a Stuck-at ATPG for Combinational Circuits- Justify Example #2

Consider $g/0$



Then $d/0$


4.4 Designing a Stuck-at ATPG for Combinational Circuits- Propagate

Algorithm 4 PropagateFanoutFree(C, g)

```


1: if  $g$  has exactly one fanout then
2:    $h =$  fanout gate of  $g$ ;
3:   if none of the inputs of  $h$  has the value of  $X$  then
4:     backtrack;
5:   end if
6: else { $g$  has more than one fanout}
7:    $h =$  pick one fanout gate of  $g$  that is unjustified;
8: end if
9: if gate type of  $h ==$  AND gate then
10:  for all inputs,  $j$ , of  $h$ , such that  $j \neq g$  do
11:    if the value on  $j == X$  then
12:      JustifyFanoutFree( $C, j, 1$ );
13:    end if
14:  end for
15: else if gate type of  $h ==$  OR gate then
16:  for all inputs,  $j$ , of  $h$ , such that  $j \neq g$  do
17:    if the value on  $j == X$  then
18:      JustifyFanoutFree( $C, j, 0$ );
19:    end if
20:  end for
21: else if gate type of  $h == \dots$  gate then
22:  ...
23: end if
24: PropagateFanoutFree( $C, h$ );
  
```

4.4 Designing a Stuck-at ATPG for Combinational Circuits - Propagate Example



Back to g/0, after justify sets g to 1, then

4.4 Designing a Stuck-at ATPG for Combinational Circuits - Propagate Example #2




Consider g/0

Consider g/1

4.4 Designing a Stuck-at ATPG for Combinational Circuits - D Algorithm

- The D algorithm tries to _____ a D or D' to a _____ by making assignments on _____ signals and primary inputs.
 - _____, gates with a D or D' on the input but not on the output
- Once D or D' makes it to a _____, the algorithm tries to _____ the values used for _____.
 - _____, gates with a value set on the output but not justified by its inputs



4.4 Designing a Stuck-at ATPG for Combinational Circuits - D Algorithm

Algorithm 5 D-Algorithm(C, f)

- 1: initialize all gates to don't-cares;
- 2: set a fault-effect (D or \bar{D}) on line with fault f and insert it to the D-frontier;
- 3: J-frontier = ϕ ;
- 4: result = D-Alg-Recursion(C);
- 5: if result == success then
- 6: print out values at the primary inputs;
- 7: else
- 8: print fault f is untestable;
- 9: end if

4.4 Designing a Stuck-at ATPG for Combinational Circuits - D-Alg-Recursion

```

1: if there is a conflict or D-frontier is  $\phi$  then
2:   return (failure);
3: end if
4: /* first propagate the fault-effect to a PO */
5: if no fault-effect has reached a PO then
6:   while not all gates in D-frontier have been tried do
7:     G = an untried gate in D-frontier
8:     set all unassigned inputs of g to non-controlling and
       add to J-frontier
9:     result = D-Alg-Recursion(C);
10:    if result == success then
11:      return (success);
12:    end if
13:  end while
14:  return (failure);
15: end if /*fault effect has reached at least one PO*/

```

4.4 Designing a Stuck-at ATPG for Combinational Circuits - D-Alg-Recursion


```

16: if j-frontier is  $\phi$  then
17:   return (success);
18: end if
19: g = a gate in J-frontier
20: while g has not been justified do
21:   j = an unassigned input of g;
22:   set j = 1 and insert j = 1 to J-frontier
23:   result = D-Alg-Recursion(C);
24:   if result == success then
25:     return(success);
26:   else try the other assignment
27:     set j = 0;
28:   end if
29: end while
30: return(failure);

```


4.4 Designing a Stuck-at ATPG for Combinational Circuits - D-Algorithm Example #1

Target fault: f/0




4.4 Designing a Stuck-at ATPG for Combinational Circuits - D-Algorithm Example #2

Target fault: f/1



4.4 Designing a Stuck-at ATPG for Combinational Circuits - D-Algorithm Example #3

Target fault: g/1



4.4 Designing a Stuck-at ATPG for Combinational Circuits - PODEM

- In the D algorithm, the _____ space consists of _____ the lines in the circuit.
- PODEM makes _____ only at the _____, eliminating any unjustified values
 - Backtracks when D-frontier is _____
- Picks an objective (_____ or _____) and traces it back to a primary input _____ making assignment

4.4 Designing a Stuck-at ATPG for Combinational Circuits - PODEM

Algorithm 9 getObjective(C)


```
1: if fault is not excited then
2:   return ( $g, \bar{v}$ );
3: end if
4:  $d$  = a gate in  $D$ -frontier;
5:  $g$  = an input of  $d$  whose value is  $x$ ;
6:  $v$  = non-controlling value of  $d$ ;
7: return ( $g, v$ );
```

4.4 Designing a Stuck-at ATPG for Combinational Circuits - PODEM

Algorithm 10 backtrack(C)


```
1:  $i = g$ ;
2: num_inversion = 0;
3: while  $i \neq$  primary input do
4:    $i$  = an input of  $i$  whose value is  $x$ ;
5:   if  $i$  is an inverted gate type then
6:     num_inversion++;
7:   end if
8: end while
9: if num_inversion == odd then
10:   $v = \bar{v}$ ;
11: end if
12: return( $i, v$ );
```

4.4 Designing a Stuck-at ATPG for Combinational Circuits – PODEM Example



- 1st Objective:
- Backtrace from the objective:
- Simulate(c=0): D-Frontier =
- 2nd Objective:
- Backtrace from the objective:
- Simulate(a=0):


4.4 Designing a Stuck-at ATPG for Combinational Circuits – PODEM Example



Target fault: b/0


- 1st Objective:
- Backtrace from objective:
- Simulate(a=0):
- Must backtrack
- Change decision
- Simulate(a=1):
- Backtrack

4.4 Designing a Stuck-at ATPG for Combinational Circuits - PODEM Example




4.4 Designing a Stuck-at ATPG for Combinational Circuits - FAN

- _____ PODEM for an improved ATPG
 - _____ the number of decision points _____
- Concept of _____
 - A _____ is the output of a _____ region, backtrace can _____ from a _____ to a primary input
- _____ Objectives to reduce later _____



4.4 Designing a Stuck-at ATPG for Combinational Circuits – FAN




- Objectives:
- Backtrace from $k=0$ may favor _____, but _____ would _____ the second objective $m=1$!
- Choose _____ instead
- Makes backtrace more _____ to avoid future conflicts

4.4 Designing a Stuck-at ATPG – Static Logic Implications


- _____ logic implications
- _____ logic implications
- _____ _____ implications

4.4 Designing a Stuck-at ATPG - Static Logic Implications (Direct)



- Direct implications for $f=1$:
- Direct implications for $j=0$:


4.4 Designing a Stuck-at ATPG - Static Logic Implications (Indirect)



- Direct implications for $f=1$:
- Indirect Implications for $f=1$ obtained by simulating the direct implications of $f=1$:
- This process is repeated for every node in the circuit

4.4 Designing a Stuck-at ATPG

- Static Logic Implications (Extended Backwards)




- In order to justify _____, need either _____ or _____
 - Simulate(a=1, impl(f=1)) = Sa
 - Simulate(b=1, impl(f=1)) = Sb
- _____ of Sa and Sb is the the set of extended backward implications for f=1
- This process is repeated for every _____ gate, as well as for every node in the circuit


4.4 Designing a Stuck-at ATPG

- Dynamic Logic Implications


- Similar to _____ Logic Implications, but some signals _____ assigned values
- Suppose _____ has already been assigned
 - Then to obtain z=0, _____
 - d=0 requires _____, e=0 requires _____
 - The intersection of _____ and _____ is _____



4.5 Sequential ATPG – Huffman Model



4.5 Sequential ATPG – Iterative Logic Array Expansion



To detect a fault, a **sequence** of vectors may be needed

4.5 Sequential ATPG – Basic Framework

- Based on _____ ATPG
- Targets one _____ at a time
- Excite the target fault in time-frame __ and propagate it to a __, possibly through _____ time-frames
- _____ the state needed at time-frame __, via possibly several time-frames
- Sequential ATPG very complex, as backtracks can involve reversing decisions at different time-frames


4.6 Untestable Fault Identification

- Untestable faults are:
 - Those that could not be _____, or
 - Those that could not be _____, or
 - Those that could not be _____ and _____
- ATPG can spend a lot of time trying to generate a test for an untestable fault

4.6 Untestable Fault Identification – FIRE Method


- Based on _____ analysis
- S_0 = set of faults that are untestable when signal _____
- S_1 = set of faults that are untestable when signal _____
- _____ of S_0 and S_1 are definitely untestable
 - They require $s=1$ and $s=0$ _____ to be detectable!
- Propagate _____
- Propagate _____

4.6 Untestable Fault Identification – FIRE Example




- $\text{Impl}[b=1] =$
- Faults unexcitable when $b=1$:
- Faults unobservable when $b=1$:
- Fanout stems may still be _____ even if _____ are not, due to multiple path propagation
- A fanout stem, s , may be observable if both of the following are true
 - s has at least one _____ parity convergence
 - None of the uncontrollable lines involved in blocking are _____ from s

4.6 Untestable Fault Identification – FIRE Example Continued




- e satisfies the _____ but not the _____. In this case, add {_____} to the unobservable list and propagate unobservability to include {_____}
- Faults undetectable (union of unexcitable and unobservable) when $b=1$:

4.6 Untestable Fault Identification – FIRE Example Continued




- $\text{Impl}[b=0] =$
- Faults unexcitable when $b=0$:
- Faults unobservable when $b=0$:
- Faults undetectable when $b=0$:

4.6 Untestable Fault Identification – FIRE Example Concluded




- Now that the two sets of faults undetectable when $b=0$ and $b=1$ have been computed
- The _____ of the two sets are those faults that require $b=1$ AND $b=0$ for detection, thus _____:
- $b=1$: $\{a/0, a/1, b/1, b_1/1, b_2/0, b_2/1, c/0, c/1, d/1, e/0, e/1, e_1/0, e_1/1, e_2/0, e_2/1, x/0, y/0, y/1, z/0\}$
- $b=0$: $\{b/0, b_1/0, b_2/0, c/0, c/1, e_1/0, e_2/0, y/1\}$
- Intersection and untestable:

4.6 Untestable Faults – Multiple-Line Conflict Analysis



- Consider an AND gate
- $\{a=0, c=1\}$ is illegal (but this is captured by _____ conflicts)
- Likewise $\{b=0, c=1\}$
- But, $\{a=1, b=1, c=0\}$ is a _____ conflict not captured by _____ conflict
- S_0 – set of faults undetectable when signal $a=0$
- S_1 – set of faults undetectable when signal $b=0$
- S_2 – set of faults undetectable when signal $c=1$
- Intersection of these sets is the set of undetectable faults

4.6 Untestable Faults – Multiple-Line Conflict Analysis(continued)



- Can _____ the previous concept further
- Consider multi-line conflict {_____}
- We can extend these values as far as possible: {_____} is a multi-line conflict as well

4.6 Untestable Faults – Summary

- ❑ First compute _____ logic implications
- ❑ Compute untestable faults based on _____ conflicts
- ❑ Compute untestable faults based on _____ conflicts
- ❑ _____ all identified untestable faults from the fault list

4.10 ATPG for Non-stuck-at Faults – Delay Defects

- Delay defects: class of defects that affects the _____ only when the circuit is running at _____
- _____ model insufficient to model all delay-related defects
- Delay fault models
 - _____ delay fault
 - _____ fault
 - _____ delay fault

4.10 ATPG for Non-stuck-at Faults – Delay Defects (Types of Tests)

- Launch on _____ (aka broadside or double capture)
 - V1 is arbitrary, v2 is derived from v1 through the _____
- Launch on _____ (aka skewed load)
 - V1 is arbitrary, v2 is derived by a _____ shift of v1
- _____
 - V1 and V2 are _____

4.10 ATPG for Non-stuck-at Faults – Delay Defects(Launch on Capture)

□ True _____ test

□ Benefits

- Detect intra-clock-domain faults and inter-clock-domain _____ faults or delay faults at-speed
- Facilitate _____ implementation
- _____ some of functionally infeasible paths
- Ease _____ with ATPG

4.10 ATPG for Non-stuck-at Faults – Delay Defects(Launch on Shift)

- An at-speed delay test technique
- Can address _____ delay faults
- V1 and V2 correlated
 - _____ functionally infeasible paths
- Three approaches (details in chapter 5)
 - One-hot skewed-load
 - Aligned skewed-load
 - Staggered skewed-load

4.10 ATPG for Non-stuck-at Faults – Delay Defects(Enhanced Scan)

- Enhanced-scan cells needed
- Larger cells to hold _____ values at each FF
- Can apply two uncorrelated vectors consecutively
 - Can achieve _____ coverage, since all V1-V2 combinations are possible

4.10 ATPG for Non-stuck-at Faults – Classification of Path-Delay Faults

- Models a combinational path in the circuit
 - Considers the _____ effect of the delay along the path
 - On-inputs of a path
 - Off-inputs of a path
- A _____ is launched at the start of the path, and a test must propagate the _____ to the end of the path
 - Two faults associated with every path: _____ and _____ transition at the start of the path
- Number of paths can be _____ to the number of gates in the circuit
- Two vectors needed
 - V1: _____ vector
 - V2: _____ and _____ vector

4.10 ATPG for Non-stuck-at Faults – Classification of Path-Delay Faults


- Statically sensitizable: all _____ of a path P can be assigned to _____ values by some vector
- Single-path sensitizable: all _____ of a path can be set to _____ values for both vectors of a test
- _____ path: a transition cannot propagate from the start to the end of path
 - Not all necessary off-input values can be set to non-controlling values _____

4.10 ATPG for Non-stuck-at Faults – Path-Delay Faults(Robustly Testable)

- If a path is robustly testable, then the corresponding test can verify the correctness of the path _____ of other _____ in the circuit
- Value criteria for robust testable path:
 - When the corresponding on-input of P has a _____ to _____ transition, the value in the first vector for the off-input can be ___ with the value for the off-input as a _____ value in the second vector.
 - When the corresponding on-input of P has a _____ to _____ transition, the values for the off-input must be a _____ non-controlling value for both vectors.

4.10 ATPG for Non-stuck-at Faults – Path-Delay Faults (Robustly Testable)

- Single-path sensitization is too _____
- May not need to set _____ off-inputs to non-controlling values in V1 in order to propagate a transition
 - _____ path is robustly testable




4.10 ATPG for Non-stuck-at Faults – Path-Delay Faults (Nonrobustly Testable)

- Non-robust test only valid if _____ delay fault is present in the circuit
- Value criteria for non-robust testing:
 - Irrespective of the _____ on the on-input, the value in the _____ vector for the off-input can be X, with the value for the off-input being a non-controlling value in the _____ vector.

4.10 ATPG for Non-stuck-at Faults – Path-Delay Faults(Nonrobustly Testable)

- Not all paths are _____ testable
- Further _____ requirements for V1
- Test is valid if circuit has __ ____ delay faults
 - Highlighted path is _____ testable



4.10 ATPG for Non-stuck-at Faults – Path-Delay Faults(Symbols)

- Can use new _____ to consider _____ simultaneously during ATPG
- S0 – Initial and final values are both logic 0
- S1- Initial and final values are both logic 1
- U0 – Initial logic can be either 0 or 1, but final value is logic 0
- U1 – Initial logic can be either 0 or 1, but final value is logic 1
- XX - Both initial and final values are don't cares

4.10 ATPG for Non-stuck-at Faults – Path-Delay Faults(Boolean Operations)

AND	S0	U0	S1	U1	XX	NOT	
S0	S0	S0	S0	S0	S0	S0	S1
U0	S0	U0	U0	U0	U0	U0	U1
S1	S0	U0	S1	U1	XX	S1	S0
U1	S0	U0	U1	U1	XX	U1	U0
XX	S0	U0	XX	XX	XX	XX	XX

OR	S0	U0	S1	U1	XX
S0	S0	U0	S1	U1	XX
U0	U0	U0	S1	U1	XX
S1	S1	S1	S1	S1	S1
U1	U1	U1	S1	U1	U1
XX	XX	XX	S1	U1	XX

4.10 ATPG for Non-stuck-at Faults – Path-Delay Faults(Transition Fault Model)

- Assumes a _____ delay is present at a circuit node
- _____ of which path the effect is propagated, the gross delay defect will be late arriving at an _____ point
- _____ used in industry
 - _____ and number of faults _____ to circuit size
 - Also needs 2 vectors to test
- Node x slow-to-rise (x-STR) can be modeled simply as two stuck-at faults
 - First time-frame: ___ needs to be _____
 - Second time-frame: ___ needs to be _____ and _____

4.10 ATPG for Non-stuck-at Faults – Path-Delay Faults(Transition Fault Model ATPG)

- Simply treat each transition fault as two stuck-at faults
- Can test it with _____, _____, or _____
- _____
 - First perform ATPG for _____ faults
 - Then build a _____ for the _____ generated
 - Use the _____ to identify _____ for each transition fault


4.10 ATPG for Non-stuck-at Faults – Path-Delay Faults(Transition Test Chains)

Vectors	Excited Faults	Detected Faults
V ₁	a/0, b/1, c/1, d/0, e/0	a/0, b/1
V ₂	b/1, c/0, d/0, e/1	c/0, d/0, e/1
V ₃	a/1, c/1	a/1, c/1
V ₄	a/1, b/0, d/1, e/0	b/0, d/1, e/0

4.10 ATPG for Non-stuck-at Faults – Path-Delay Faults(Bridging Fault ATPG)

- Models _____ between two circuit nodes
- The bridge fault is not excited unless the two circuit nodes have _____ logic values
- Faulty value depends on the bridge-fault type:
 - _____ bridge: faulty value is the _____ of the two involved nodes' values
 - _____ bridge: faulty value is the _____ of the two involved nodes' values
 - X Dom y: value of x _____
 - X Dom1 y: x _____ y if _____
 - X Dom0 y: x _____ y if _____

4.10 ATPG for Non-stuck-at Faults – Path-Delay Faults(Bridging Fault ATPG)



•Testing for bridging faults is similar to a _____ stuck-at ATPG.

□Consider AND-bridge(x,y), we can do either:

- Detect x/0 with setting y=0
- Detect y/0 with setting x=0

□ _____ stuck-at ATPG can be modified to handle _____ faults

4.11 Other Topics in Test Generation – Test Compaction

□ Want to reduce the _____
to reduce test data _____ and test
_____ time

□ First build a detection _____

□ _____ vector: a vector that
detects some faults that no other vector
can detect

▪ _____

□ A set _____ algorithm is applied
to find a _____ test set such that
every fault is covered

□ If vectors are _____ specified

▪ Some vectors may be _____:
_____ and _____ are _____.

Just one vector _____ is sufficient

	f_1	f_2	f_3	f_4	f_5	f_6
v_1	X		X		X	
v_2					X	X
v_3	X			X		X
v_4		X	X	X	X	

4.11 Other Topics in Test Generation – N-Detect ATPG

- Idea: detect every fault at _____ times
 - N vectors that detect a fault must be _____
- Although the same _____ coverage, can
significantly enhance the _____ coverage
 - If x/0 is detected 2 times, one with _____, and the
other with _____, then the _____-bridge fault of (x,y)
would have been detected by the _____ test
- ATPG can be modified to N-Detect ATPG