

# CPE 628

## Chapter 2 – Design for Testability

Dr. Rhonda Kay Gaede

# UAH

UAH

Chapter 2

CPE 628

## 2.1 Introduction

- Difficulties in \_\_\_\_\_ and \_\_\_\_\_ the \_\_\_\_\_ states of sequential circuits led to providing direct \_\_\_\_\_ access for storage elements.
- \_\_\_\_\_, whereby selected storage elements are connected into a \_\_\_\_\_, is currently the most popular \_\_\_\_\_ DFT approach.
- Scan can be \_\_\_\_\_ or \_\_\_\_\_, \_\_\_\_\_ more prominent now.
- Scan is now the basis for \_\_\_\_\_ (BIST) techniques.
- Recently, DFT is migrating from \_\_\_\_\_ to \_\_\_\_\_ level.

## 2.2 Testability Analysis

---

- Test \_\_\_\_\_ programs use \_\_\_\_\_ to aid in making decisions.
- Types of testability analysis
  - \_\_\_\_\_
  - \_\_\_\_\_
  - \_\_\_\_\_
  - \_\_\_\_\_

## 2.2 Testability Analysis – SCOAP

---

- For each \_\_\_\_\_ in a logic circuit, the following values are calculated.
  - $CC0(s)$  – combinational \_\_\_\_\_ of  $s$
  - $CC1(s)$  – combinational \_\_\_\_\_ of  $s$
  - $CO(s)$  – combinational \_\_\_\_\_ of  $s$
  - $SC0(s)$  – sequential \_\_\_\_\_ of  $s$
  - $SC1(s)$  – sequential \_\_\_\_\_ of  $s$
  - $SO(s)$  – sequential \_\_\_\_\_ of  $s$
- $CC0 = CC1 = \_ \_$  for a \_\_\_\_\_
- $SC0 = SC1 = \_ \_$  for a \_\_\_\_\_
- $CO = SO = \_ \_ 0$  for a \_\_\_\_\_

## 2.2 Testability Analysis – SCOAP (Combinational Calculations)

---

- Assign \_\_\_\_\_ order for each \_\_\_\_\_.
- Calculate \_\_\_\_\_ for all signals starting with \_\_\_\_\_ (\_\_\_\_\_), proceeding in \_\_\_\_\_ order (\_\_\_\_\_)

	0-controllability (Primary input, output, branch)	1-controllability (Primary input, output, branch)
Primary Input	1	1
AND	$\min \{\text{input 0-controllabilities}\} + 1$	$\Sigma (\text{input 1-controllabilities}) + 1$
OR	$\Sigma (\text{input 0-controllabilities}) + 1$	$\min \{\text{input 1-controllabilities}\} + 1$
NOT	Input 1-controllability + 1	Input 0-controllability + 1
NAND	$\Sigma (\text{input 1-controllabilities}) + 1$	$\min \{\text{input 0-controllabilities}\} + 1$
NOR	$\min \{\text{input 1-controllabilities}\} + 1$	$\Sigma (\text{input 0-controllabilities}) + 1$
BUFFER	Input 0-controllability + 1	Input 1-controllability + 1
XOR	$\min \{CC1(a)+CC1(b), CC0(a)+CC0(b)\} + 1$	$\min \{CC1(a)+CC0(b), CC0(a)+CC1(b)\} + 1$
XNOR	$\min \{CC1(a)+CC0(b), CC0(a)+CC1(b)\} + 1$	$\min \{CC1(a)+CC1(b), CC0(a)+CC0(b)\} + 1$
Branch	Stem 0-controllability	Stem 1-controllability

## 2.2 Testability Analysis – SCOAP (Combinational Calculations)


---

- Starting from \_\_\_\_\_, calculate \_\_\_\_\_.

	Observability (Primary output, input, stem)
Primary Output	0
AND / NAND	$\Sigma (\text{output observability, 1-controllabilities of other inputs}) + 1$
OR / NOR	$\Sigma (\text{output observability, 0-controllabilities of other inputs}) + 1$
NOT / BUFFER	Output observability + 1
XOR / XNOR	$a: \Sigma (\text{output observability, } \min \{CC0(b), CC1(b)\}) - 1$ $b: \Sigma (\text{output observability, } \min \{CC0(a), CC1(a)\}) - 1$
Stem	$\min \{\text{branch observabilities}\}$

## 2.2 Testability Analysis - SCOAP (Combinational Calculations)

---



## 2.2 Testability Analysis - Probability-Based

---

- For each signal  $s$  in a combinational circuit, calculate
  - $C0(s)$  - \_\_\_\_\_ - \_\_\_\_\_ 0-controllability of  $s$
  - $C1(s)$  - \_\_\_\_\_ - \_\_\_\_\_ 1-controllability of  $s$
  - $O(s)$  - \_\_\_\_\_ - \_\_\_\_\_ observability of  $s$
- $C0(s)$  and  $C1(s)$  are the probabilities of controlling  $s$  to 0 and 1 from primary inputs, respectively.
- $O(s)$  is the probability of observing signal  $s$  at \_\_\_\_\_ outputs.
- $C0 = C1 = \underline{\hspace{1cm}}$  for a PI
- \_\_\_\_\_ + \_\_\_\_\_ = \_\_\_\_\_

## 2.2 Testability Analysis – Probability-Based (Controllability Calculation Rules)


	<b>0-controllability</b> (Primary input, output, branch)	<b>1-controllability</b> (Primary input, output, branch)
Primary Input	$p_0$	$p_1 = 1 - p_0$
AND	$1 - (\text{output 1-controllability})$	$\prod (\text{input 1-controllabilities})$
OR	$\prod (\text{input 0-controllabilities})$	$1 - (\text{output 0-controllability})$
NOT	Input 1-controllability	Input 0-controllability
NAND	$\prod (\text{input 1-controllabilities})$	$1 - (\text{output 0-controllability})$
NOR	$1 - (\text{output 1-controllability})$	$\prod (\text{input 0-controllabilities})$
BUFFER	Input 0-controllability	Input 1-controllability
XOR	$1 - 1\text{-controllability}$	$\Sigma (C1(a) \times C0(b), C0(a) \times C1(b))$
XNOR	$1 - 1\text{-controllability}$	$\Sigma (C0(a) \times C0(b), C1(a) \times C1(b))$
Branch	Stem 0-controllability	Stem 1-controllability

## 2.2 Testability Analysis – Probability-Based (Observability Calculation Rules)


	<b>Observability</b> (Primary output, input, stem)
Primary Output	1
AND / NAND	$\prod (\text{output observability, 1-controllabilities of other inputs})$
OR / NOR	$\prod (\text{output observability, 0-controllabilities of other inputs})$
NOT / BUFFER	Output observability
XOR / XNOR	$a: \prod (\text{output observability, } \max \{0\text{-controllability of } b, 1\text{-controllability of } b\})$ $b: \prod (\text{output observability, } \max \{0\text{-controllability of } a, 1\text{-controllability of } a\})$
Stem	$\max \{ \text{branch observabilities} \}$

## 2.2 Testability Analysis – Probability-Based (Comparison to SCOAP)

---



(a) SCOAP combinational measures



(b) Probability-based measures

Signals with \_\_\_\_\_ probability-based testability measures tend to be difficult to test with \_\_\_\_\_ or \_\_\_\_\_ test patterns.

The faults on these lines are often referred to as \_\_\_\_\_ - \_\_\_\_\_.

## 2.2 Testability Analysis – Simulation-Based

---

•Simulation-based methods use \_\_\_\_\_ for testability analysis and can be used as an \_\_\_\_\_ to or a \_\_\_\_\_ to \_\_\_\_\_-based analysis.

•A sample set of input test patterns are selected that are either generated \_\_\_\_\_ or derived from a \_\_\_\_\_.

•\_\_\_\_\_ is conducted to collect the \_\_\_\_\_ of all or part of signal lines of interest

•Occurrences of \_\_\_\_\_, \_\_\_\_\_

•Occurrences of \_\_\_\_\_, \_\_\_\_\_ transitions

•Due to long run times, this technique is used mostly for \_\_\_\_\_ - or \_\_\_\_\_ - \_\_\_\_\_ applications.


## 2.2 Testability Analysis - RTL

---

- Improve \_\_\_\_\_ testability
- Improve the \_\_\_\_\_ testability of a \_\_\_\_\_ -  
\_\_\_\_\_ logic BIST circuit
- Lead to more \_\_\_\_\_ results
  - The number of \_\_\_\_\_ is much less
- Become more time \_\_\_\_\_
  - Much \_\_\_\_\_ than an equivalent \_\_\_\_\_-level model

## 2.2 Testability Analysis - RTL(Example)

---



**Ripple Carry Adder**

## 2.2 Testability Analysis – RTL(Example-1-Controllability)

**The probability-based 1-controllability measures of  $s_i$  and  $c_{i+1}$ , denoted by  $C1(s_i)$  and  $C1(c_{i+1})$ , are calculated as follows:**

$$C1(s_i) = \alpha + C1(c_i) - 2 \times (\alpha \times C1(c_i))$$

$$C1(c_{i+1}) = \alpha \times C1(c_i) + C1(a_i) \times C1(b_i)$$

$$\alpha = C1(a_i) + C1(b_i) - 2 \times C1(a_i) \times C1(b_i)$$

$\alpha$  is the probability that  $(a_i \oplus b_i) = 1$

$C1(s_i)$  is the probability that  $(a_i \oplus b_i \oplus c_i) = 1$

## 2.2 Testability Analysis – RTL(Example- 0-Controllability & Observability)

**. The probability-based 0-controllability of each output  $l$ , denoted by  $C0(l)$ , in the  $n$ -bit ripple-carry adder is \_\_\_\_\_.**

**$O(l, s_i)$  is defined as the probability that a signal change on  $l$  will result in a signal change on  $s_i$ .**

**Since**  $O(a_i, s_i) = O(b_i, s_i) = O(c_i, s_i) = O(s_i)$   
where  $i = 0, 1, \dots, n - 1$

**Harder for \_\_\_\_\_**

## 2.3 Design for Testability Basics

---


- **\_\_\_\_\_ DFT (literally \_\_\_\_\_)**
  - Effects are \_\_\_\_\_ and not \_\_\_\_\_
  - Not \_\_\_\_\_
  - Difficult to \_\_\_\_\_
- **A \_\_\_\_\_ DFT**
  - Easily \_\_\_\_\_ and \_\_\_\_\_
  - Yields the \_\_\_\_\_ results
  - Easy to \_\_\_\_\_

## 2.3 Design for Testability Basics - Ad Hoc Approach

---


- **Typical Ad Hoc DFT techniques**
  - Insert \_\_\_\_\_ points
  - Avoid \_\_\_\_\_ for storage elements
  - Avoid combinational \_\_\_\_\_
  - Avoid \_\_\_\_\_ logic
  - Avoid \_\_\_\_\_ logic
  - \_\_\_\_\_ a large circuit into \_\_\_\_\_

### 2.3 Design for Testability Basics – Ad Hoc Techniques(Observability Test Points)



OP2 shows the structure of an \_\_\_\_\_, which is composed of a multiplexer (MUX) and a D flip-flop.


### 2.3 Design for Testability Basics – Ad Hoc Techniques(Controllability Test Points)



A MUX is inserted between the source and destination ends. During normal operation,  $TM = 0$ , such that the value from the source end drives the destination end through the 0 port of the MUX.


During test,  $TM = 1$  such that the value from the D flip-flop drives the destination end through the 1 port of the MUX.

### 2.3 Design for Testability Basics - Structured Approach




- To detect a fault, f
- Shift \_\_\_ the desired \_\_\_\_\_
- Apply desired values on \_\_\_\_\_
- Apply one \_\_\_\_\_ and \_\_\_\_\_
- Shift \_\_\_\_\_ (shift in next test stimulus for \_\_\_\_\_)

### 2.4 Scan Cell Designs - Muxed-D Scan Cell(Flip-Flop)




Edge-triggered muxed-D scan cell



Edge-triggered muxed-D scan cell operation

### 2.4 Scan Cell Designs - Muxed-D Scan Cell(Latch)




This scan cell is composed of a multiplexer, a **D latch**, and a D flip-flop.


In this case, \_\_\_\_\_ operation is conducted in an \_\_\_\_\_ manner, while \_\_\_\_\_ operation and \_\_\_\_\_ operation is conducted in a \_\_\_\_\_ manner.

Level-sensitive/edge-triggered muxed-D scan cell design

### 2.4 Scan Cell Designs - Clocked Scan Cell





Clocked-scan cell



Clocked-scan cell operation

### 2.4 Scan Cell Designs - LSSD Scan Cell



**Modes of Operation**

**Normal**

- Fed by \_\_, \_\_ clocks \_\_\_\_
- Fed by \_\_, \_\_ clocks \_\_\_\_ to \_\_, \_\_ clocks data to \_\_

**Shift**

- \_\_ clocks \_\_\_\_ to \_\_, \_\_ clocks \_\_\_\_ to \_\_

### 2.4 Scan Cell Designs - Comparison

	Advantages	Disadvantages
Muxed-D Scan Cell	_____ to modern designs provided by _____ design automation tools	Add a multiplexer _____
Clocked-Scan Cell	No _____ degradation	Require additional _____ routing
LSSD Scan Cell	Insert scan into a _____ design Guaranteed to be _____	Increase _____ complexity

## 2.5 Scan Architectures

---

### □ Full-Scan Design

- \_\_\_ or \_\_\_\_\_ storage elements are converted into \_\_\_\_\_ and \_\_\_\_\_ ATPG is used for test generation

### □ Partial-Scan Design

- A \_\_\_\_\_ of storage elements are converted into \_\_\_\_\_ and \_\_\_\_\_ ATPG is typically used for test generation

### □ Random-Access Scan Design

- A random addressing mechanism, instead of \_\_\_\_\_ scan chains, is used to provide direct access to read or write \_\_\_\_\_ scan cell

## 2.5 Scan Architectures – Full-Scan Design

---

### □ All storage elements are replaced with scan cells

- All \_\_\_\_\_ can be \_\_\_\_\_
- All \_\_\_\_\_ can be \_\_\_\_\_


### □ Advantage:

- Converts \_\_\_\_\_ ATPG into \_\_\_\_\_ ATPG

### □ Almost full-scan design

- A \_\_\_\_\_ percentage of storage elements are not replaced with scan cells
  - For performance reasons
    - Storage elements that lie on \_\_\_\_\_ paths
  - For functional reasons
    - Storage elements driven by a small \_\_\_\_\_ that are deemed too \_\_\_\_\_ to be worth the \_\_\_\_\_ scan insertion effort


## 2.5 Scan Architectures – Full-Scan Design (Muxed-D)



- **Primary inputs (PIs)**
  - \_\_\_\_\_ inputs
  - can be set to \_\_\_\_\_ logic values
  - set directly in \_\_\_\_\_
- **Pseudo primary inputs (PPIs)**
  - the scan cell \_\_\_\_\_
  - can be set to \_\_\_\_\_ logic values
  - are set \_\_\_\_\_ through scan chain \_\_\_\_\_
- **Primary outputs (POs)**
  - \_\_\_\_\_ outputs
  - can be \_\_\_\_\_
  - are observed directly in \_\_\_\_\_

- **Pseudo primary outputs (PPOs)**
  - the scan cell \_\_\_\_\_
  - can be \_\_\_\_\_
  - are observed \_\_\_\_\_ through \_\_\_\_\_ outputs


## 2.5 Scan Architectures – Full-Scan Design (Muxed-D)



S: shift operation / C: capture operation / H: hold cycle

Test Operations


## 2.5 Scan Architectures – Full-Scan Design(Clocked)



In a mixed-D full-scan circuit, a scan enable signal SE is used.

In a clocked full-scan design, two operations are distinguished by properly applying the two independent clocks **SCK** and **DCK** during shift mode and capture mode.


## 2.5 Scan Architectures – Full-Scan Design(LSSD)



Single Latch Design

- The output port  $+L_1$  of the \_\_\_\_\_ latch  $L_1$  is used to drive the combinational logic of the design.
- In this case, the \_\_\_\_\_ latch  $L_2$  is only used for scan testing.
- To prevent combinational feedback, \_\_\_\_\_ is fed by only \_\_\_\_\_, \_\_\_\_\_ is fed by only \_\_\_\_\_.

## 2.5 Scan Architectures – Full-Scan Design(LSSD)




•In \_\_\_\_\_ mode, use \_\_\_\_ and \_\_\_\_

•During the \_\_\_\_\_ operation, use \_\_\_\_ and \_\_\_\_.

•During the \_\_\_\_\_ operation, use \_\_\_\_ and \_\_\_\_

Double Latch Design

## 2.5 Scan Architectures – Partial-Scan Design



•Advantages

•Reduces \_\_\_\_\_ and \_\_\_\_\_

•Disadvantages

•Results in \_\_\_\_\_ and \_\_\_\_\_

generation \_\_\_\_\_


•Offers less support for \_\_\_\_\_, \_\_\_\_\_

\_\_\_\_\_ compared to full-scan

Partial-Scan Design


## 2.5 Scan Architectures – Random-Access Scan Design

- Full-scan and partial scan are both \_\_\_\_\_ scan
  - Advantage – low overhead of \_\_\_\_\_
- Disadvantages
  - Cannot control \_\_\_\_\_ cells
  - High switching activity at scan cells leads to high \_\_\_\_\_, resulting in \_\_\_\_\_, \_\_\_\_\_, or even \_\_\_\_\_
- \_\_\_\_\_-\_\_\_\_\_ scan (RAS) aims to alleviate these issues
  - Each cell is \_\_\_\_\_ and \_\_\_\_\_ addressable.




## 2.5 Scan Architectures – Random-Access Scan Design(Progressive)

- RAS significantly reduces test \_\_\_\_\_ and simplifies \_\_\_\_\_ independent \_\_\_\_\_ application
- Disadvantage is \_\_\_\_\_ to achieve random access
- Also, no guarantee of reduced \_\_\_\_\_
- \_\_\_\_\_ random-access scan has been proposed to alleviate these problems
- In \_\_\_\_\_ mode, all horizontal row enable (*RE*) signals are set to 0, forcing each \_\_\_\_\_ cell to act as a \_\_\_\_\_ *D* flip-flop.
- In \_\_\_\_\_ mode, to capture the \_\_\_\_\_ response from *D*, the *RE* signal is set to 0 and a pulse is applied on clock \_\_\_\_\_, which causes the value on *D* to be \_\_\_\_\_ into the scan cell.



PRAS scan cell design

## 2.5 Scan Architectures – Random-Access Scan Design(Progressive)



PRAS Architecture

```


for each test vector  $v_i$  ( $i = 1, 2, \dots, N$ ) {
  /* Test stimulus application */
  /* Test response compression */
  enable TM;
  for each row  $r_j$  ( $j = 1, 2, \dots, m$ ) {
    read all scan cells in  $r_j$  / update MISR;
    for each scan cell SC in  $r_j$ 
      /*  $v(SC)$ : current value of SC */
      /*  $v_i(SC)$ : value of SC in  $v_i$  */
      if  $v(SC) \neq v_i(SC)$ 
        update SC;
  }
  /* Test response acquisition */
  disable TM;
  apply the normal clock;
}
scan-out MISR as the final test response;
    
```

## 2.6 Scan Design Rules

- Problematic \_\_\_\_\_
  - \_\_\_\_\_
  - \_\_\_\_\_ I/O Ports
  - \_\_\_\_\_ Clocks
- \_\_\_\_\_
  - \_\_\_\_\_ Clocks
  - \_\_\_\_\_ Feedback Loops
  - \_\_\_\_\_ Set/Reset Signals


### 2.6 Scan Design Rules - Tristate Buses

- Problem with \_\_\_\_\_ may occur during \_\_\_\_\_
- Fault \_\_\_\_\_ without \_\_\_\_\_, or \_\_\_\_\_




### 2.6 Scan Design Rules - Bidirectional I/O Ports

- Problem may occur during shifting




Original Circuit

Pin is input but shifted value may enable BO



Modified Circuit


### 2.6 Scan Design Rules - Gated Clocks



Original Circuit


- If        is used,        only during
- If        is used, fault coverage on the        is lost

- Clock gating reduces        consumption but also means that the clock cannot be        from



Modified Circuit


### 2.6 Scan Design Rules - Derived Clocks



Original Circuit


- A derived clock must be        during the        operation

- A derived clock is a clock signal        and is not controllable from the       .




Modified Circuit

## 2.6 Scan Design Rules - Combinational Feedback Loops




Original Circuit

- Get rid of it if at all possible



Modified Circuit


## 2.6 Scan Design Rules - Asynchronous Set/Reset Signals



Original Circuit

- Asynchronous set/reset signals not \_\_\_\_\_ from the primary inputs can prevent \_\_\_\_\_ from working properly.

- Using \_\_\_\_\_ means that faults in the \_\_\_\_\_ logic cannot be \_\_\_\_\_
- Using \_\_\_\_\_ may lead to \_\_\_\_\_
- Use \_\_\_\_\_, \_\_\_\_\_



Modified Circuit

## 2.6 Scan Design Flow

**Scan Design Rule Checking and Repair**

- \_\_\_\_\_ and \_\_\_\_\_ all scan design rule \_\_\_\_\_

**Scan Synthesis**


- Converts a \_\_\_\_\_ design into a \_\_\_\_\_ design without \_\_\_\_\_ original functionality

**Scan Extraction**


- \_\_\_\_\_ all scan cell instances from all \_\_\_\_\_ specified

**Scan Verification**

- Verify \_\_\_\_\_ operation and \_\_\_\_\_ operation using timing file in *standard delay format* (SDF)



## 2.6 Scan Design Flow – Scan Design Rule Checking and Repair



During the \_\_\_\_\_ phase, following design rules should guarantee correctness for data paths that \_\_\_\_\_ and \_\_\_\_\_ within the same \_\_\_\_\_. Moving across \_\_\_\_\_ is tricky, but can \_\_\_\_\_ some \_\_\_\_\_.

The clock \_\_\_\_\_ between \_\_\_\_\_ scan cells must be properly \_\_\_\_\_ in order not to cause any \_\_\_\_\_

## 2.7 Scan Design Flow – Scan Synthesis


•Includes four separate and distinct steps:

- Scan Configuration
  - The number of \_\_\_\_\_ used
  - The \_\_\_\_\_ of scan cells used to \_\_\_\_\_ these scan chains
  - Which storage elements to \_\_\_\_\_ from the process
  - How the scan cells are \_\_\_\_\_
- Scan Replacement
  - Replaces all \_\_\_\_\_ storage elements in the testable design with their \_\_\_\_\_ scan cells
- Scan Reordering
  - The process of reordering the scan chains based on the \_\_\_\_\_ scan cell \_\_\_\_\_, in order to minimize the amount of \_\_\_\_\_ used to implement the scan chains
- Scan Stitching
  - Stitch all \_\_\_\_\_ together to form \_\_\_\_\_

## 2.7 Scan Design Flow – Scan Synthesis(Scan Configuration)

•Scan Configuration

- The number of scan chains used –limited by \_\_\_\_\_, share with \_\_\_\_\_ pins, can't put any on \_\_\_\_\_ I/O pads, also limited by \_\_\_\_\_ on tester
- The types of scan cells used to implement these scan chains – picked from \_\_\_\_\_
- Which storage elements to exclude from the process – \_\_\_\_\_ or \_\_\_\_\_ reasons
- How the scan cells are arranged – consider \_\_\_\_\_ and \_\_\_\_\_ of scan cells




Mixing Falling and Rising Edges


## 2.7 Scan Design Flow – Scan Synthesis(Scan Configuration)

**•Crossing Clock Domains**

- Lock up latch, or \_\_\_\_\_, put in to guarantee that any \_\_\_\_\_ between the clocks can be \_\_\_\_\_
- Clock skew is not \_\_\_\_\_ across \_\_\_\_\_
- This scheme works only when the \_\_\_\_\_ between the clocks is less than the \_\_\_\_\_ of the clock pulse



## 2.9 RTL Design for Testability




## 2.9 RTL Design for Testability - RTL Scan Design and Repair(Example)

```

always @(posedge clk)
  if (q == 4'b1111)
    clk_15 <= 1;
  else
    begin
      clk_15 <= 0;
      q <= q + 1;
    end
always @(posedge clk_15)
  d <= start;

```



RTL Verilog Description


Generated Schematic

## 2.9 RTL Design for Testability - RTL Scan Design and Repair(Example)

```

always @(posedge clk)
  if (q == 4'b1111)
    clk_15 <= 1;
  else
    begin
      clk_15 <= 0;
      q <= q + 1;
    end
assign clk_test = (TM)? clk : clk_15;
always @(posedge clk_test)
  d <= start;

```

Repaired RTL Verilog  
Description

Repaired Schematic

## 2.10 Concluding Remarks

---

- DFT has become \_\_\_\_\_ for ensuring product \_\_\_\_\_
- \_\_\_\_\_ is the most widely used \_\_\_\_\_ technique
- New design and test challenges
  - Further reduce test \_\_\_\_\_, test \_\_\_\_\_ and test \_\_\_\_\_
  - Cope with \_\_\_\_\_ failures of the \_\_\_\_\_ design era