

# CPE 628

## Chapter 1 - Introduction

Dr. Rhonda Kay Gaede

# UAH

**UAH**

**Chapter 1**

**CPE 628**


### 1.1 Importance of Testing

---


- Every component(instance of a design) has to work so it must be tested before being used.
- If we don't test at every level, we've wasted resources.
- When components were small, exhaustive testing was easy.
- Components are no longer small, but feature sizes are.
- With small feature sizes, defects can turn more easily into failures.
- Testing is also done while a component is operational.

## 1.2 Testing During the VLSI Lifecycle

- Basic testing approach




## 1.2 Testing During the VLSI Lifecycle - VLSI Development Process



- A defect is a flaw or physical imperfection that may lead to a fault.
- Failure mode analysis is typically used at all stages of IC manufacturing testing to identify improvements to processes.

## 1.2 Testing During the VLSI Lifecycle - VLSI Development Process (Verification)




- Design verification is economically significant because it has an impact on time-to-market
- Design verification stimuli are often used to test during the manufacturing process.

## 1.2 Testing During the VLSI Lifecycle - VLSI Development Process (Yield, Reject Rate)

- The yield of a manufacturing process is defined as the percentage of acceptable parts among all parts that are fabricated.
  - Yield =
- Two types of yield loss
  - Catastrophic - due to random defects
  - Parametric - due to process variations
- Two types of errors in testing
  - False positive - faulty device appears to be good
  - False negative - good device appears to be bad
- The ratio of field-rejected parts to all parts passing quality assurance testing is referred to as the reject rate.
  - Reject rate =
  - 500 PPM acceptable, 100 PPM high quality, 3.4 PPM six sigma

## 1.2 Testing During the VLSI Lifecycle - Electronic System Manufacturing Process

- Higher level systems are assembled from VLSI devices
- These manufacturing steps are also susceptible to defects
- PCB manufacturing is somewhat similar to IC manufacturing as both are photolithographic processes



- Unit and system level testing typically don't use the same tests as those used for PCBs and VLSI devices.

## 1.2 Testing During the VLSI Lifecycle - Electronic System Manufacturing Process

- During system operation, a number of events can result in a system failure
  - Single-bit upsets, Electromigration, Material aging
- The operational and repair times are assumed to be exponentially distributed random numbers.
- The probability that a system will operate normally until time  $t$ , reliability, is  $P(T_n > t) = e^{-\lambda t}$ , where  $\lambda$  is the failure rate.
- The repair time,  $R$ , is similarly  $P(R > t) = e^{-\mu t}$ , where  $\mu$  is the repair rate.
- MTBF =
- Availability =

MTTR =

### 1.3 Challenges in VLSI Testing – Test Generation

---


- Structural Testing - alternative to exhaustive
  - Need a fault model - a set of things that can go wrong
  - Fault coverage =
  - Some faults are undetectable
  - Effective fault coverage =
  - Defect level =
  - A test vector is a set of inputs that will produce a faulty output if a fault occurs.
  - Test generation is the process of finding an efficient set of test vectors that detect all faults modeled in the process.
  - Test vectors are also used in the fault simulation process.

### 1.3 Challenges in VLSI Testing – Fault Models

---

- A good fault model should
  - Accurately reflect the behavior of defects
  - Be computationally efficient
- Unfortunately, no single fault model accurately reflects the behavior of all defects
- Multiple fault models are used
- Single fault assumption
  - Number of single faults =  $k \times n$ , where  $k$  is the number of different types of faults and  $n$  is the number of locations considered
- Multiple fault reality
  - Number of multiple faults =  $(k + 1)^n - 1$
- Two faults may be equivalent, fault collapsing involves reducing the set of faults by removing equivalent faults.

### 1.3 Challenges in VLSI Testing – Fault Models(Stuck-At Faults)



Faults are inserted at primary inputs, primary outputs, internal gate inputs and outputs, including fanout gates

$x_1x_2x_3$	000	001	010	011	100	101	110	111
y	0	1	0	0	0	1	1	1
a SA0	0	1	0	0	0	1	0	0
a SA1	0	1	1	1	0	1	1	1
b SA0	0	1	0	1	0	1	0	1
b SA1	0	0	0	0	1	1	1	1
c SA0	0	0	0	0	0	0	1	1
c SA1	1	1	0	0	1	1	1	1
d SA0	0	1	0	0	0	1	0	0
d SA1	0	1	0	0	1	1	1	1
e SA0	0	1	0	1	0	1	1	1

$x_1x_2x_3$	000	001	010	011	100	101	110	111
y	0	1	0	0	0	1	1	1
e SA1	0	0	0	0	0	0	1	1
f SA0	0	0	0	0	0	0	1	1
f SA1	0	1	0	1	0	1	1	1
g SA0	0	1	0	0	0	1	0	0
g SA1	1	1	1	1	1	1	1	1
h SA0	0	0	0	0	0	0	1	1
h SA1	1	1	1	1	1	1	1	1
i SA0	0	0	0	0	0	0	0	0
i SA1	1	1	1	1	1	1	1	1

### 1.3 Challenges in VLSI Testing – Fault Models(More Stuck-At Faults)

$x_1x_2x_3$	000	001	010	011	100	101	110	111
y	0	1	0	0	0	1	1	1
a SA0	0	1	0	0	0	1	0	0
a SA1	0	1	1	1	0	1	1	1
b SA0	0	1	0	1	0	1	0	1
b SA1	0	0	0	0	1	1	1	1
c SA0	0	0	0	0	0	0	1	1
c SA1	1	1	0	0	1	1	1	1
d SA0	0	1	0	0	0	1	0	0
d SA1	0	1	0	0	1	1	1	1
e SA0	0	1	0	1	0	1	1	1

$x_1x_2x_3$	000	001	010	011	100	101	110	111
y	0	1	0	0	0	1	1	1
e SA1	0	0	0	0	0	0	1	1
f SA0	0	0	0	0	0	0	1	1
f SA1	0	1	0	1	0	1	1	1
g SA0	0	1	0	0	0	1	0	0
g SA1	1	1	1	1	1	1	1	1
h SA0	0	0	0	0	0	0	1	1
h SA1	1	1	1	1	1	1	1	1
i SA0	0	0	0	0	0	0	0	0
i SA1	1	1	1	1	1	1	1	1

Collapsing faults typically reduces the number of faults by \_\_\_ to \_\_\_ %.


### 1.3 Challenges in VLSI Testing – Fault Models(Transistor Faults)

• At the switch level, a transistor can be \_\_\_\_\_ or \_\_\_\_\_, this behavior cannot be reflected in the \_\_\_\_\_ model.

•Consider a two-input CMOS NOR gate.


•Suppose transistor  $N_2$  is \_\_\_\_\_. When the input vector  $AB = \underline{\quad}$  is applied, output  $Z$  should be a logic \_\_\_\_\_, but the stuck-open fault causes  $Z$  to be \_\_\_\_\_. \_\_\_\_\_ and  $Z$  keeps \_\_\_\_\_. Need  $AB = \underline{\quad} \rightarrow \underline{\quad}$

•What if  $N_2$  is \_\_\_\_\_? There is a \_\_\_\_\_ from  $V_{DD}$  to  $V_{SS}$  when  $AB = \underline{\quad}$ , it's a \_\_\_\_\_, catch this with \_\_\_\_\_ testing.



• Transistor faults can also be \_\_\_\_\_. Serial \_\_\_\_\_ faults are equivalent and parallel \_\_\_\_\_ faults are equivalent.

### 1.3 Challenges in VLSI Testing – Fault Models(Transistor Faults)




Truth table for fault-free circuit and all possible transistor faults

$AB$	00	01	10	11
$Z$	1	0	0	0
$N_1$ stuck-open	1	0	last Z	0
$N_1$ stuck-short	$I_{DDQ}$	0	0	0
$N_2$ stuck-open	1	last Z	0	0
$N_2$ stuck-short	$I_{DDQ}$	0	0	0
$P_1$ stuck-open	last Z	0	0	0
$P_1$ stuck-short	1	0	$I_{DDQ}$	0
$P_2$ stuck-open	last Z	0	0	0
$P_2$ stuck-short	1	$I_{DDQ}$	0	0

### 1.3 Challenges in VLSI Testing – Fault Models(Open and Short Faults)


- Defects in VLSI devices can include \_\_\_\_\_ and \_\_\_\_\_ in the \_\_\_\_\_.
- \_\_\_\_\_
  - On wires that form \_\_\_\_\_ behave like \_\_\_\_\_ faults
  - On wires that \_\_\_\_\_ behave like \_\_\_\_\_ faults
  - A \_\_\_\_\_ acts like a \_\_\_\_\_
- \_\_\_\_\_
  - Commonly referred to as a \_\_\_\_\_ fault
  - To \_\_\_\_\_ or \_\_\_\_\_ acts like \_\_\_\_\_ fault
  - \_\_\_\_\_ multiple models



### 1.3 Challenges in VLSI Testing – Fault Models(Bridging Faults)

- Three models
  - \_\_\_\_\_
  - \_\_\_\_\_
  - \_\_\_\_\_

$A_S$ $B_S$	0 0	0 1	1 0	1 1
$A_D$ $B_D$	0 0	0 1	1 0	1 1
Wired-AND	0 0	0 0	0 0	1 1
Wired-OR	0 0	1 1	1 1	1 1
A dominates B	0 0	0 0	1 1	1 1
B dominates A	0 0	1 1	0 0	1 1
A dominant-AND B	0 0	0 0	1 0	1 1
B dominant-AND A	0 0	0 1	0 0	1 1
A dominant-OR B	0 0	0 1	1 1	1 1
B dominant-OR A	0 0	1 1	1 0	1 1




### 1.3 Challenges in VLSI Testing – Fault Models(Delay Faults and Crosstalk)

•A \_\_\_\_\_ causes excessive \_\_\_\_\_ along a path such that the total \_\_\_\_\_ falls \_\_\_\_\_ the specified limit

•Delay Fault Models

- \_\_\_\_\_, \_\_\_\_\_ – gate output transition
- \_\_\_\_\_ – \_\_\_\_\_ propagation delay along a \_\_\_\_\_

•Delay faults require an \_\_\_\_\_ of test vectors



•Crosstalk effects

•Glitches – a \_\_\_\_\_ provoked by coupling effects

•Delays – \_\_\_\_\_ caused by coupling effects

•Active area of research

•Only gate delay is shown here but the reality is that \_\_\_\_\_ is now about \_\_\_\_\_% \_\_\_\_\_ of the total delay

### 1.3 Challenges in VLSI Testing – Fault Models(Pattern Sensitivity and Coupling Faults)

• \_\_\_\_\_ circuits have special \_\_\_\_\_ – example

•The \_\_\_\_\_ of a cell or the \_\_\_\_\_ of a memory cell to \_\_\_\_\_ can be influenced by the contents of its \_\_\_\_\_ cells ( \_\_\_\_\_ )

•A \_\_\_\_\_ fault occurs when a \_\_\_\_\_ in one cell causes the \_\_\_\_\_ of another cell to change

•Many memory test \_\_\_\_\_ have been proposed, most involve \_\_\_\_\_ and \_\_\_\_\_ and \_\_\_\_\_ patterns

**Notation:**

- w0 = write 0 (or all 0's)
- r1 = read 1 (or all 1's)
- ↑ = address up
- ↓ = address down
- ↕ = address either way

Test Algorithm	March Test Sequence
March LR w/o BDS	↕(w0); ↓(r0, w1); ↑(r1, w0, r0, r0, w1); ↑(r1, w0); ↑(r0, w1, r1, r1, w0); ↑(r0)
March LR with BDS	↕(w00); ↓(r00, w11); ↑(r11, w00, r00, r00, w11); ↑(r11, w00); ↑(r00, w11, r11, r11, w00); ↑(r00, w01, w10, r10); ↑(r10, w01, r01); ↑(r01)


### 1.3 Challenges in VLSI Testing – Fault Models(Analog Fault Models)

- Analog circuits are constructed with \_\_\_\_\_ and \_\_\_\_\_ components
- \_\_\_\_\_ faults – \_\_\_\_\_, \_\_\_\_\_
- \_\_\_\_\_ faults – components are out of \_\_\_\_\_ ranges
- \_\_\_\_\_ circuits can have faults that affect AC and/or DC characteristics
- Analog fault models are \_\_\_\_\_ to come by


### 1.4 Levels of Abstraction in VLSI Testing – Register-Transfer Level and Behavioral Level

- Design done at \_\_\_\_\_ and \_\_\_\_\_ level
- Fault models are from \_\_\_\_\_ and \_\_\_\_\_ levels
- Test generation works at the \_\_\_\_\_ level
- Example – Influence of Structure

$$f(a,b,c) = \sum_m(1,7) + d(3) = \text{---}$$




Circuit A



Circuit B

$$f = abc + \bar{a}\bar{b}\bar{c}$$


Test Vectors  
{111,110,101,011,010,000}



Circuit A

$$f = ab + b\bar{c}$$

Test Vectors  
{111,101,010,000}



Circuit B

## 1.4 Levels of Abstraction in VLSI Testing

### - Gate, Switch, and Physical

---

- \_\_\_\_\_ level - has been used for \_\_\_\_\_, however it is now widely believed that \_\_\_\_\_ at the \_\_\_\_\_ level is not sufficient for \_\_\_\_\_ design.
- \_\_\_\_\_ Level - For \_\_\_\_\_ implementation, transistor fault models can be applied and evaluated based on the gate-level \_\_\_\_\_. When \_\_\_\_\_ models are substituted, we obtain an accurate \_\_\_\_\_ of the netlist used for \_\_\_\_\_. In addition, \_\_\_\_\_ and \_\_\_\_\_ faults can also be tested at the \_\_\_\_\_.
- \_\_\_\_\_ Level – The \_\_\_\_\_ level for VLSI testing because it provides the \_\_\_\_\_ and \_\_\_\_\_ information. It is used to characterize \_\_\_\_\_ properties such as \_\_\_\_\_, \_\_\_\_\_ and \_\_\_\_\_.

## 1.5 Historical Review of VLSI Test Technology

---

### •Two Processes

•Test \_\_\_\_\_

•Test \_\_\_\_\_

• \_\_\_\_\_

•Test Facilities \_\_\_\_\_

## 1.5 Historical Review of VLSI Test – Automatic Test Equipment

---

•Generally, ATE consists of the following parts

- \_\_\_\_\_
  - \_\_\_\_\_ and Fixtures
    - Data Generator – \_\_\_\_\_
    - Pin Electronics – \_\_\_\_\_ vectors to produce \_\_\_\_\_, also \_\_\_\_\_ outputs
  - Test Program – usual stuff plus \_\_\_\_\_ (\_\_\_\_\_, \_\_\_\_\_, \_\_\_\_\_ type - RZ, NRZ etc.)
  - Digital Signal Processor
  - Accurate DC and AC Measurement Circuitry
- Cost Containment Measures
- \_\_\_\_\_
  - \_\_\_\_\_
  - \_\_\_\_\_ Test Capabilities
  - \_\_\_\_\_ Components

## 1.5 Historical Review of VLSI Test – Automatic Test Pattern Generation

---

- A complete ATPG algorithm, the \_\_\_\_\_, was first published in \_\_\_\_\_. The complexity grew as the number of \_\_\_\_\_.
- The next landmark effort in ATPG was \_\_\_\_\_ which reduced the complexity to that of the number of \_\_\_\_\_.
- \_\_\_\_\_ and \_\_\_\_\_ were further improvements.
- Over time, it was realized that a lot of faults were \_\_\_\_\_ to test so instead of starting with the \_\_\_\_\_ of faults for ATPG, an initial phase used \_\_\_\_\_ followed by \_\_\_\_\_ to reduce the number of faults for which ATPG was necessary.
- Combinational and sequential benchmarks were introduced in 1984 and 1989 respectively.
- The combinational problem \_\_\_\_\_ and the sequential problem is \_\_\_\_\_ if design for test (DFT) techniques are used.

### 1.5 Historical Review of VLSI Test – Fault Simulation and Design for Testability

---

•Improved Approaches

- \_\_\_\_\_ Fault Simulation
- \_\_\_\_\_ Fault Simulation
- \_\_\_\_\_ Fault Simulation

•Design for Testability is the \_\_\_\_\_ of design and test, it's been around since the 1970s



- \_\_\_\_\_ DFT techniques
- \_\_\_\_\_
- \_\_\_\_\_

### 1.5 Historical Review of VLSI Test – Design for Testability Techniques

---

•Ad hoc DFT Techniques


- Add \_\_\_\_\_ test \_\_\_\_\_ (usually \_\_\_\_\_) for  
 - \_\_\_\_\_  
 - \_\_\_\_\_
- Added on a \_\_\_\_\_ basis  
 -Primarily targets \_\_\_\_\_ portions of chip



### 1.5 Historical Review of VLSI Test – Design for Testability Techniques

•Scan Techniques


- Transforms \_\_\_\_\_ of chip into a \_\_\_\_\_
- Scan mode facilitates
  - Shifting \_\_\_\_\_
  - Shifting \_\_\_\_\_



### 1.5 Historical Review of VLSI Test – Design for Testability Techniques

•BIST Technique

- Integrate \_\_\_\_\_ and \_\_\_\_\_ in the VLSI device itself
- BIST can be used at \_\_\_\_\_ of testing, from \_\_\_\_\_ through \_\_\_\_\_ testing



## 1.5 Historical Review of VLSI Test – Board and Boundary Scan Testing

---

•Boundary Scan

- Developed to get access to \_\_\_\_\_ on \_\_\_\_\_ boards
- Logic is inserted to provide a \_\_\_\_\_ through all \_\_\_\_\_ of an IC
- Enables \_\_\_\_\_ and \_\_\_\_\_ testing

TAP pin	I/O	Function
TCK	input	Test clock
TMS	input	Test Mode Select
TDI	input	Test Data In
TDO	output	Test Data Out

