library ieee;
use ieee.std_logic_1164.all;

architecture behave of arb_and is
begin
  process (X)
    variable TEMP : std_logic:= '1';
  begin
    for I in X'range loop
      TEMP := TEMP and X(I);
    end loop;
    Y <= TEMP;
  end process;
end behave;