

CPE 426 Spring 2002 Midterm Solutions:

1.

```
use work.LOGIC_PKG.all;

entity EXPRESSION is
  port (A, B, C, D : in BIT;
        F : out BIT);
end EXPRESSION;

architecture STRUCTURAL of EXPRESSION is
  signal ABAR, BBAR, CBAR, G, H, I : BIT;
begin
  U1 : NAND2_OP port map(A, A, ABAR);
  U2 : NAND2_OP port map(B, B, BBAR);
  U3 : NAND2_OP port map(C, C, CBAR);
  U4 : AND3_OP port map(ABAR, BBAR, D, G);
  U5 : AND3_OP port map(A, B, C, H);
  U6 : AND3_OP port map(BBAR, CBAR, '1', I);
  U7 : OR4_OP port map(G, H, I, '0', F);
end STRUCTURAL;
```

2. A port is a signal used in describing the interface of a VHDL model.

3.

```
package dumb is
  function count_ones (x : in BIT_VECTOR) return integer;
end dumb;

package body dumb is
  function count_ones (x : in BIT_VECTOR) return integer is
    variable count : integer;
  begin
    count := 0;
    for i in x'range loop
      if (x(i) = '1') then
        count := count + 1;
      end if;
    end loop;
    return count;
  end count_ones;
end dumb;

use work.dumb.all;

entity test is
end test;

architecture ones_count of test is
  signal test1 : bit_vector(7 downto 0) := "01010111";
  signal test2 : bit_vector(7 downto 0) := "00000000";
begin
  process
    variable count : integer;
  begin
```


13.

| state | sig_in = '0' | sig_in = '1' |
|-------|---------------------|---------------------|
| | next_state, sig_out | next_state, sig_out |
| a | a, '1' | d, '0' |
| b | b, '0' | c, '1' |
| c | b, '0' | a, '1' |
| d | e, '1' | e, '0' |
| e | e, '0' | c, '0' |