LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY comp IS
  PORT (a, b : IN std_logic_vector (3 DOWNTO 0);
        eq : OUT std_logic);
END comp;

ARCHITECTURE comp OF comp IS
BEGIN
  eq <= '1' WHEN a = b ELSE '0' WHEN OTHERS; 
END comp;